Atmel AT85DVK-07 Especificaciones Pagina 218

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 263
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 217
218
AT85C51SND3Bx
7632A–MP3–03/06
Receiver Errors There are three kinds of errors that can be set during character reception: the framing
error, the parity error, and the overrun error detailed in the following sections.
Framing Error A framing error occurs when the stop field of a received character is not at high level.
Framing error is reported in FEI flag in SINT. Framing error condition is acknowledged
by clearing the FEI flag.
Parity Error A parity error occurs when the parity field of a received character does not matches the
programmed one in PMOD1:0 bits. Parity error is reported in PEI flag in SINT. Parity
error condition is acknowledged by clearing the PEI flag.
Overrun Error An overrun error occurs when a character is received while the Rx shift register is full
(Rx FIFO full). In this case, received character is discarded. Overrun error is reported in
OEI flag in SINT. Overrun error condition is acknowledged by clearing the OEI flag.
Note: In case of data burst reception, the error flags report an error within the data burst. It is
obvious to discard the whole data burst and to handle the errors by the protocol (retry…).
Transmitter As shown in Figure 112, the transmitter is based on a character handler taking care of
character transmission and fed by the transmission shift register filled itself by a 1-byte
data FIFO managed by the FIFO and flow controller.
Figure 112. Transmitter Block Diagram
Flow Control The transmission flow can be controlled by hardware using the CTS pin controlled by
the external receiver. The goal of the flow control is to stop transmission when the
receiver is full of data.
CTS usage and so associated flow control is enabled using
CTSEN bit in SFCON.
The transmitter stop latency may vary from 0 to a maximum of 1 character, meaning that
transmission always stops at the end of the character under transmission if any.
Interrupts As shown in Figure 113, the SIO implements five interrupt sources reported in RI, TI,
FEI, PEI, OEI and EOTI flags in SINT. These flags are detailed in the previous sections.
These sources are enabled separately using RIE, TIE, FEIE, PEIE, OEIE and EOTIE
enable bits respectively in SIEN.
The interrupt request is generated each time an enabled source flag is set, and the glo-
bal SIO interrupt enable bit is set (ES in IEN0 register).
TI
SINT.0
EOTI
SINT.5
GBIT1:0
SCON.1:0
BRG
CLOCK
TXD
Tx Shift Reg
CTSEN
SCON.3
FIFO & Flow Controller
SBUF Tx
1-byte FIFO
CTS
Character Handler
Vista de pagina 217
1 2 ... 213 214 215 216 217 218 219 220 221 222 223 ... 262 263

Comentarios a estos manuales

Sin comentarios