Atmel AT85DVK-07 Especificaciones Pagina 217

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 263
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 216
217
AT85C51SND3Bx
7632A–MP3–03/06
Receiver As shown in Figure 110, the receiver is based on a character handler taking care of
character integrity check and feeding the reception shift register filling itself a 16-byte
data FIFO managed by the FIFO and flow controller.
Figure 110. Receiver Block Diagram
Flow Control The reception flow can be controlled by hardware using the RTS pin. The goal of the
flow control is to inform the external transmitter when the Rx FIFO is full of a certain
amount of data. Thus the transmitter can stop sending characters.
RTS usage and so
associated flow control is enabled using RTSEN bit in SFCON.
To support transmitter that has stop latency, a threshold can be programmed to allow
characters reception after
RTS has been deasserted. The threshold can be pro-
grammed using RTSTH1:0 in SFCON according to Table 241. As soon as enough data
has been read from the Rx FIFO, RTS is asserted again to allow transmitter to continue
transmission. To avoid any glitch on
RTS signal, an hysteresis on 1 data is imple-
mented.
Figure 111 shows a reception example using a threshold of 4 data and a host transmit-
ter latency of 3 characters.
Figure 111. Reception Flow Control Waveform Example
Table 241. RTS Deassertion Threshold
RI
SINT.0
RTSEN
SCON.2
OVERSF3:0
SFCON.7:4
BRG
CLOCK
RXD
Rx Shift Reg
RTSTH1:0
SCON.1:0
FIFO & Flow Controller
SBUF Rx
16-byte FIFO
RTS
Character Handler
FEI
SINT.2
PEI
SINT.3
OEI
SINT.4
RTSTH1 RTSTH0 Description
0 0 RTS deasserted when Rx FIFO is full.
0 1 RTS deasserted when 2 data can still be loaded in Rx FIFO.
1 0 RTS deasserted when 4 data can still be loaded in Rx FIFO.
1 1 RTS deasserted when 8 data can still be loaded in Rx FIFO.
C20
RTS
RXD
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12
0 1 2 3 4 5 6 7 8 9 10 11
FIFO
C13 C14 C15
12 13
C16 C17 C18 C19
14 15
14 13 12
10
11
CPU Read
11 12 13 15
Index
14
Host StopHost Stop
Latency Latency
Vista de pagina 216
1 2 ... 212 213 214 215 216 217 218 219 220 221 222 ... 262 263

Comentarios a estos manuales

Sin comentarios